Introduction {#Sec1}
============

As a representative transition metal oxide with correlated electrons, vanadium dioxide (VO~2~), has attracted considerable research attention because of its versatile properties. Primarily, this material shows a dramatic orders-of-magnitude resistivity change associated with the metal-insulator transition (MIT) at room temperature^[@CR1],[@CR2]^ and a distinct contrast in the optical properties^[@CR3]^ of the insulating and metallic phases. A variety of applications have been suggested based on these characteristics, such as multistate memory utilizing local domain transitions^[@CR4]--[@CR6]^, oscillators^[@CR7]--[@CR10]^ and electrical/optical switching devices^[@CR11]--[@CR14]^. Among these applications, field-effect transistors (FETs) to control of the MIT by a gate bias, so-called Mott transistors (Mott-FETs), have been particularly attractive over the past decade^[@CR15]--[@CR18]^. The field-triggered transport modulation ratio, however, has demonstrated comparatively low values of less than 0.6% for fast switching (or \~5% for slow switching)^[@CR19]--[@CR22]^. Much effort has been devoted to enhancing the resistance modulation, mainly focusing on inducing a large carrier density *via* a high electric field using a high-dielectric-constant (high-*k*) gate dielectric. The recent development of Mott-FETs has been attempted by fabricating an electric double-layer transistor (EDLT) with a strong electric field by applying to VO~2~ channels^[@CR23],[@CR24]^, while the existence of issues in the chemical reaction remain under debate^[@CR25]^. In our previous report using VO~2~ thin-film-based FETs, a high-*k* inorganic Ta~2~O~5~/organic polymer parylene hybrid solid gate insulator^[@CR22],[@CR26],[@CR27]^ was demonstrated, leading to reversible and prompt electrical-transport modulation owing to reduced interface deterioration and a high dielectric constant in the bi-layered gate insulator. As another new approach, the use of nanostructured channels is promising because the MIT sensitivity is highly responsive to sizes comparable in scale to the electronic phase domains, resulting in a dramatic resistance jump due to electronic avalanche effects^[@CR28]--[@CR30]^.

In this study, we report an enhanced on/off ratio by using epitaxial VO~2~ nanowire-based FETs with a high-*k* Ta~2~O~5~/parylene hybrid solid gate insulator. In contrast to thin-film channels^[@CR22]^, nanowire channels have superior sensitivity for transport modulation, resulting in an approximately ten-fold higher resistance modulation than that in thin-film channels. The enhancement in the resistance modulation is derived from expansion of metallic nano-frictions in an insulating matrix due to carrier accumulation driven by applying an electric field.

Results {#Sec2}
=======

Formation of VO~2~ nanowire-based FET devices {#Sec3}
---------------------------------------------

This work begins with synthesis of epitaxial single-crystal VO~2~ nanowires using the ultraviolet-nanoimprint lithography (UV-NIL) technique. The fabrication process is depicted in Fig. [1a](#Fig1){ref-type="fig"}. First, a resist is spin-coated onto epitaxial VO~2~ thin films, and then, a mold pattern containing nanowires is pressed into the resist under UV light. After a demolding process, the nanowire pattern is transcribed onto the VO~2~ thin films. Subsequently, the nanowire patterns are formed by reactive ion etching (RIE). The image on the right in Fig. [1b](#Fig1){ref-type="fig"} shows a scanning electron microscope (SEM) image, which confirms the morphology with high precision. The electrode patterns shown in the image on the left in Fig. [1b](#Fig1){ref-type="fig"} were obtained by a conventional photolithography technique, and the size-controllable VO~2~ nanowire-based FETs with 100- to 300-nm-wide and 8-nm-thick nanowires, as identified by atomic force microscopy (AFM), were manufactured over a large area (\~200 devices on a single chip), as shown in Fig. [1c](#Fig1){ref-type="fig"}. Temperature-dependent resistance measurements were performed to investigate the MIT behaviour. The results are shown in Fig. [1d](#Fig1){ref-type="fig"}. An abrupt MIT as a function of temperature was achieved in all of the as-synthesized nanowire-based FETs with different nanowire widths, showing a different behaviour from that of film-based devices, which undergo a gradual MIT (see Fig. S1, Supplementary Information). This dramatic change in the nanowire resistance indicates the high MIT sensitivity to small temperature variations. In the typical device configuration, the VO~2~ nanowire width is 100 nm, the parylene layer is 80 nm thick, and the overlay Y-doped Ta~2~O~5~ layer is 250 nm thick. For comparison, we also fabricated VO~2~ film-based FETs with similar hybrid gate insulator thicknesses. The fabrication of the film-based FETs was described in detail in our previous paper^[@CR22]^.Figure 1Device structure and characterization. (**a**) VO~2~ nanowire fabrication process using UV-NIL. (**b**) Representative VO~2~ nanowire-based field-effect transistor structure and morphology of the VO~2~ nanowires, as determined by scanning electron microscope (SEM). (**c**) Optical microscopy image of the VO~2~ nanowire-based FETs with a Y-doped Ta~2~O~5~/parylene hybrid gate dielectric; the inset shows a schematic illustration of the device structure. (**d**) Dependence of the resistance change on the temperature of an as-fabricated VO~2~ nanowire-based FET.

Resistance switching behaviour in VO~2~ nanowire-based FET device {#Sec4}
-----------------------------------------------------------------

To investigate transport modulation in the VO~2~ nanowire channel, the resistance was measured under various applied gate biases (*V* ~G~ = 0 to ±30 V at intervals of 5 V) as a function of time near the transition temperature (*T* ~MI~), as shown in Fig. [2a--e](#Fig2){ref-type="fig"}. Each resistance response cycle followed the same trend under various gate biases, including two main features: a flexible modulation in the channel resistance in response to the magnitude of the gate bias. Second, the resistance showed an abrupt drop and rise under positive and negative gate biases, respectively, from 280 K to 295 K in the insulating region. This behaviour is consistent with that of thin-film-based FETs^[@CR22]^ (see Fig. [S2a--f](#MOESM1){ref-type="media"} in Supplementary Information). When the resistance modulation efficiency is defined as follows:$$\documentclass[12pt]{minimal}
                \usepackage{amsmath}
                \usepackage{wasysym} 
                \usepackage{amsfonts} 
                \usepackage{amssymb} 
                \usepackage{amsbsy}
                \usepackage{mathrsfs}
                \usepackage{upgreek}
                \setlength{\oddsidemargin}{-69pt}
                \begin{document}$$\frac{{\rm{\Delta }}R}{{R}_{off}}=\frac{{R}_{on}-{R}_{off}}{{{\rm{R}}}_{off}}\times 100 \% $$\end{document}$$where *R* ~on~ and *R* ~off~ are the resistances with and without a gate voltage, respectively, Δ*R*/*R* ~off~ is considerably enhanced in the VO~2~ nanowire channels in comparison with that in the thin-film channels^[@CR22]^. Figure [3a](#Fig3){ref-type="fig"} shows the summary of Δ*R*/*R* ~off~ estimated from Fig. [2a--e](#Fig2){ref-type="fig"}. The maximum resistance modulation ratio is approximately 8.58% at *V* ~G~ = ±30 V just below the phase-transition temperature of 300 K in the heating process, defined as the point of maximum d*R*/d*T*, whose Δ*R*/*R* ~off~ is over 10-fold higher than that of film-based FETs, which is 0.61% (see Fig. S4 in Supplementary Information). When the temperature was varied from 280 K to 295 K, the Δ*R*/*R* ~off~ gradually increased under each given gate bias, but suddenly became almost zero at 300 K in the metallic state. Figure [3b](#Fig3){ref-type="fig"} shows \|Δ*R*/*R* ~off~\| as a function of gate bias for the nanowire and film-based devices near the phase-transition temperature. Δ*R*/*R* ~off~ in the nanowire channel indicated greater sensitivity to increasing *V* ~G~ than that of the film-based FETs. We also plotted the resistance modulation efficiency for VO~2~-based FETs with the various gate dielectrics reported to date, as shown in Fig. [3c](#Fig3){ref-type="fig"}. On the horizontal axis, the sheet carrier number induced by the gate dielectric Δ*n* ~sheet~ (Δ*n* ~sheet~ = *C* ~i~ *V* ~G~/*e*), where Electric field strength distribution.~i~ is the capacitance per unit area and *e* is the elemental charge, was selected as the conventional model because of performance comparison of various VO~2~-based FETs. Therefore, devices that have low Δ*R*/*R* ~off~ despite having high Δ*n* ~sheet~ imply the existence of multiple charge trap levels. Among the devices of this type, the VO~2~ nanowire-based FET with the hybrid gate dielectric exhibits the high resistance modulation, despite a low sheet carrier density of approximately 5 × 10^12^ cm^−2^, compared with other solid-state VO~2~-based FETs^[@CR19]--[@CR22]^. Efficient resistance modulation was thus realized in nanowire-based FETs with hybrid gate insulators, though T. Yajima *et al*.^[@CR31]^ reported the achievement of quite high resistance modulation due to carrier accumulation in non-conventional VO~2~ FETs using a depletion layer gate between VO~2~ and Nb-doped TiO~2~, as seen in the inset of Fig. [3c](#Fig3){ref-type="fig"}.Figure 2Resistance switching behaviour by applying a gate bias. (**a--e**) Resistance response versus gate bias in the VO~2~ nanowire channel near *T* ~MI~ from 280 to 300 K. Figure 3Resistive modulation ratio by an electric field in VO~2~ nanowire and thin-film channels. (**a**) Resistance modulation efficiency as function of temperature at various gate biases applied in VO~2~ nanowire channels. (**b**) Comparison of the absolute resistance modulation ratios for the nanowire-based and thin film-based FETs. (**c**) Comparison of studies of VO~2~-based FETs with various solid gate insulators from other papers, represented by the resistance modulation efficiency and induced sheet carrier density. The parylene-gated nanowire FET data are introduced in Fig. S5, Supplementary Information.

Electric field strength analysis for the thin-film-based and nanowire-based devices {#Sec5}
-----------------------------------------------------------------------------------

To clarify the origin of the enhancement in the resistance modulation in nanowire-based FETs, we first analysed the electric field strength distributions for the thin film-based and nanowire-based FETs using the finite element method (FEM), and the results are shown in Fig. [4a and b](#Fig4){ref-type="fig"}, indicating distinct differences. The electric field was uniformly distributed on the thin-film channel surface, as shown in the magnified image in Fig. [4a](#Fig4){ref-type="fig"}. In contrast, the nanowire-channel field distribution showed an arc shape (see the magnified image in Fig. [4b](#Fig4){ref-type="fig"}), and the prevailing field converged on the edges. The electric field strength at the edge of the nanowire channel was enhanced 1.5-fold over that of the thin-film channel. However, this difference in the magnitude of the electric field cannot fully explain the experimental result of the 10-fold higher resistance modulation ratio for nanowire-based FETs. This therefore indicated that the dominant factor for enhanced resistance modulation is not a variation in the number of accumulated carriers by applying a gate bias.Figure 4Electric field strength distribution. (**a**) and (**b**) Show the electric field distributions in the cross-sections of the VO~2~ nanowire and thin-film channels, respectively. The insets show the simulated device structures.

Mechanism of the resistance modulation by applying *V*~G~ {#Sec6}
---------------------------------------------------------

To provide a reasonable explanation for the resistance modulation in VO~2~ nanowire channels, we evaluated the activation energy for carrier hopping (*E* ~a~) in an insulating state and the constant of transport conductivity (*σ* ~0~) given by the following equation^[@CR32],[@CR33]^.$$\documentclass[12pt]{minimal}
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where *k* ~*B*~ is the Boltzmann constant. The natural logarithm conductance (ln*σ*(*T*)) from *V* ~G~ = −30 V to 30 V as a function of 1/*T* are shown in the inset of Fig. [5a](#Fig5){ref-type="fig"}. The *E* ~a~ and *σ* ~0~ were derived by their linear fittings. Figure [5a and b](#Fig5){ref-type="fig"} show the *E* ~a~ and *σ* ~0~ behavior as a function of *V* ~G~. In the positive *V* ~G~, the both of *E* ~*a*~ and *σ* ~0~ increase with increasing *V* ~G~. The change of *σ* ~0~ means a change of coexistence state of inhomogeneity of metallic and thermally activated conductance in Si-based MOS-FET^[@CR34]^. When this situation is applied to the VO~2~-based FET in this experiment, metallic nano-domains expand with increasing accumulated electron carriers due to applying positive *V* ~G~, especially at the edge part of VO~2~ nanowire channel that an electric field converges as seen in Fig. [4b](#Fig4){ref-type="fig"} in a coexistent state of metallic and insulating phases near the *T* ~MI~. Regarding the *E* ~a~ behavior in the positive *V* ~G~ region, the value increases approximately 12 meV from 298 meV to 310 meV, which is a factor of decrease in transport conductivity. However, influence of the increase in *E* ~a~ is small near room temperature because thermal activation energy at room temperature is approximately 30 meV, which is over 12 meV. Thus the main factor of decrease in resistance by positive *V* ~G~ is due to expansion of metallic nano-fractions by increasing *σ* ~0~ in an insulating matrix. In the region of negative *V* ~G~, the values of *E* ~a~ and *σ* ~0~ are almost constant, meaning that the negative *V* ~G~ doesn't affect the activation energy and the coexistence state regardless of the increase in resistance as shown in Fig. [2](#Fig2){ref-type="fig"} and Fig. [3a](#Fig3){ref-type="fig"}. Thus, the resistance enhancement by negative *V* ~G~ would be due to formation of depletion layer at the interface between VO~2~ channels and gate insulating layers.Figure 5Mechanism of the resistance modulation by applying *V* ~G~. Plot of (**a**), *E* ~a~ and (**b**), σ~0~ versus gate bias for the nanowire-based FETs with Y-doped Ta~2~O~5~/parylene hybrid gate dielectrics, where *L* = 2 µm and *W* = 100 nm in the nanowire channel. The inset of Fig. 5a shows 1/*T* dependence of lnσ(*T*) with variety of *V* ~G~ from −30 V to 30 V. Fittings by the least-square method were conducted to find the values of *E* ~a~ and *σ* ~0~. All of the correlation coefficients $\documentclass[12pt]{minimal}
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Discussion {#Sec7}
==========

In conclusion, superior resistance modulation sensitivity was obtained in VO~2~ nanowire-based FET devices by reducing the channel to the nanoscale (100 nm). Additionally, the maximum resistance modulation efficiency was observed near the transition temperature. We proposed that the enhanced resistance modulation of the nanowire channels was primarily due to the expansion of metallic nano-fractions in an insulating matrix especially at the edge parts of channel that an electric field converses. These results provide insight into the underlying properties of coexistence states of strongly correlated oxides and suggest possibilities for using nanoscale devices in high-performance next-generation electronics.

Methods {#Sec8}
=======

Nanowire synthesis {#Sec9}
------------------

VO~2~ nanowires were synthesized by nanoimprint photolithography (NIL), followed by the fabrication of epitaxial VO~2~ thin films, which were grown on TiO~2~ (001) single-crystal substrates by pulsed laser deposition using an ArF excimer laser at 450 °C under an oxygen pressure of 1.0 Pa. Oxygen reactive ion etching (RIE) was then performed at a power of 50 W, a pressure of 4 Pa, and a flow of 70 sccm for 150 s to remove the resist residue from the compressed regions. Subsequently, SF~6~ gas was used for VO~2~ etching (60 W, 1.0 Pa, 10 sccm, 10 s).

Device fabrication {#Sec10}
------------------

VO~2~ thin-film-based FETs were fabricated by the stencil mask method, as reported in the literature. Because the stencil mask approach is restricted to hundreds of microns, conventional photolithography was substituted for the stencil mask to form the standard three-terminal electrode pattern for nanowire-based FETs. Pt (20 nm)/Cr (5 nm) source and drain contacts were sputtered with 2 µm spacing. Subsequently, a hybrid gate insulator consisting of the high-*k* inorganic oxide Ta~2~O~5~ and parylene organic polymer was fabricated, as reported in detail elsewhere^[@CR27]^. A 50-nm-thick Au film was deposited as the gate electrode by electron-beam evaporation. The channel area overlap between the nanowires and the Au gate electrode was 100 nm × 2 µm.

Measurements {#Sec11}
------------

All electrical measurements were performed using an apparatus with a source measure unit (2635A, 236, Keithley), in which the attached Peltier-based sample stage was responsible for temperature control. Nitrogen gas was introduced to protect the VO~2~ surface from humidity^[@CR35]^ and water^[@CR36]^.
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